PTO/SB/08a (09-08)

Doc code :IDS formation Disclosure Statement (IDS) Filed

U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a vasid OMB control number. Doc description: Information Disclosure Statement (IDS) Filed

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10544894		
	Filing Date		2006-07-19		
	First Named Inventor	lamed Inventor Dasu, Aravind R.			
	Art Unit		2193		
	Examiner Name	Bulloc	nokujny, kjervi su Alexender Tuan Vu		
	Attorney Docket Numb	cket Number 117316-155055			

U.S.PATENTS						Remove				
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D	Date	Name of Patentee or Applicant Relev			es,Columns,Lines where vant Passages or Relevant res Appear	
	1									
If you wish to add additional U.S. Patent citation information please click the Add button.						Add				
U.S.PATENT APPLICATION PUBLICATIONS Remove										
Examiner Initial*	Cite No	Publication Number	Kind Code ¹				Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear			
	1									
If you wis	If you wish to add additional U.S. Published Application citation information please click the Add button. Add									
				FOREIG	3N PAT	ENT DOCUM	ENTS		Remove	
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²		Kind Code4	Publication Date	Name of Patente Applicant of cited Document	e or	Pages,Columns,Lines where Relevant Passages or Relevan Figures Appear	T5
	1									
If you wish to add additional Foreign Patent Document citation information please click the Add button Add										
NON-PATENT LITERATURE DOCUMENTS Remove										
Examiner Initials* Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.							T5			

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number		10544894		
Filing Date		2006-07-19		
First Named Inventor	Dasu,	Aravind R.		
Art Unit		2193		
Examiner Name	Butto	Bullockxlrx:Lewis: Alexander		
Attorney Docket Number		117316-155055		

/VAT/	1	Singh, H. et al. * MorphoSys: An Integrated Reconfigurable System for Data-Parallel Computation-Intensive Applications* IEEE Transactions on Computers, 2000	
/VAT/	2	Soukup, J. "Fast Maze Router" Proceedings of the 15th Design Automation Conference, pp. 100-102, 1978	
/VAT/	3	Strauss, M., et al. "BOPS: Conquering the Geometry Pipeline" Game Developers Conference. March 22-26, 2004, San Jose, California	
/VAT/	4	Taylor, Michael Bedford, *Design Decisions in the Implementation of a Raw Architecture Workstation*, MS thesis, MIT, 1996	
/VAT/	5	Taylor, R. et al." A High-Performance Flexible Architecture for Cryptography* CHES'99, LNCS 1717, pp. 231-245, 1998	
/VAT/	6	Vorbach, M., Becker, J.* Reconfigurable Processor Architectures for Mobile Phones* Proc of International on Parallel and Distributed Processing Symposium, 2003	
/VAT/	7	Wan, M. et al. *Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System* Journal of VLSI Signal Processing Systems, 28, pp. 47-61, May-June 2001	
/VAT/	8	Wan, M. et al. *Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System* Journal of VLSI Signal Processing, 2000	
/VAT/	9	Wolf, W., et al. * The Princeton University Behavioral Synthesis System* Proc. Design Automation Conf., June, 1992, pp. 182-187	
/VAT/	10	Yamauchi, T. et al. " SOP: A Reconfigurable Massively Parallel System and Its Control-Data-Flow based Compiling Method" IEEE Symposium on FPGAs for Custom Computing Machines, 1996	
/VAT/	11	Ye, Z. et al. "CHIMAERA: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit" International Conference on Computer Architecture, 2000	

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Filing Date

Art Unit

Application Number 2006-07-19 First Named Inventor Dasu, Aravind R. 2193

10544894

Examiner Name NAMES AND ASSOCIATED A Attorney Docket Number 117316-155055

/VAT/	/VAT/ 12 Zhang, H., et al. * A 1-V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing* IEEE Journal of Solid-State Circuits, 35 (11), pp. 1697-1704, November 2000							
		IEEE Journal of John-State Circuits, 33 (11), pp. 1097-1704, November 2000						
/VAT/	13	Zhang, H., et al. * Interconnect Architecture Exploration for Low-Energy Reconfigurable Single-Chip DSPs* IEEE Computer Society Workshop on VLSI'99 pp. 2-8, April 1999						
If you wish to add additional non-patent literature document citation information please click the Add button Add								
EXAMINER SIGNATURE								
Examiner Signature / Tuan A Vu / Date Considered 7-23-203				7-23-2010				
******		95-1 M - 45		D				

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ See Kind Codes of USPTO Patent Documents at www.USPTO.GOV or MPEP 901.04, 2 Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). 3 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 4 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. 5 Applicant is to place a check mark here if English language translation is attached.